AIRA: Additive Increase Rate Accelerator Ioannis Psaras and Vassilis Tsaoussidis Dept. of Electrical and Computer Engineering Democritus University of Thrace, 12 Vas. Sofias Str., 67100, Xanthi, Greece {ipsaras,vtsaousi}

First Page		Document Content
Date: 2010-04-26 14:45:50 Goodput Throughput Fairness measure Computing Packet loss Bandwidth-delay product Network architecture Transmission Control Protocol Bandwidth Network performance OSI protocols Additive increase/multiplicative decrease		AIRA: Additive Increase Rate Accelerator Ioannis Psaras and Vassilis Tsaoussidis Dept. of Electrical and Computer Engineering Democritus University of Thrace, 12 Vas. Sofias Str., 67100, Xanthi, Greece {ipsaras,vtsaousi} Add to Reading List Source URL: www.intersys-lab.org Download Document from Source Website File Size: 312,71 KB Share Document on Facebook

	The SCION Internet Architecture An Internet Architecture for the 21st Century David Barrera, Laurent Chuat, Adrian Perrig, Raphael M. Reischuk, Pawel Szalachowski Network Security Group, ETH Zurich, Switzerland March 6, DocID: 1xVt2 - View Document
	Alcatraz: Data Exfiltration-Resilient Corporate Network Architecture Daniele E. Asoni ETH Z¨urich Email: Takayuki Sasaki DocID: 1xU27 - View Document
	SYNAPTOGENESIS ON THE SPINNAKER, MAYEffects Of Real-time Synaptic Plasticity Using Spiking Neural Network Architecture DocID: 1xTRA - View Document
	Calibrating the Classifier: Siamese Neural Network Architecture for End-to-End Arousal Recognition from ECG Andrea Patan`e and Marta Kwiatkowska Department of Computer Science, University of Oxford DocID: 1xTaw - View Document
	Siamese Network： Architecture and Applications in Computer Vision Tech Report Dec 30, 2014 Hengliang Luo DocID: 1vp5V - View Document