Back to Results
First PageMeta Content
Cache / CPU cache / Central processing unit / Virtual memory / Digital media / Pointer / Compiler optimization / Memory address / Page table / Computer memory / Computing / Computer hardware


Compiling for the Impulse Memory Controller Xianglong Huang Zhenlin Wang Kathryn S. McKinley Department of Computer Science, University of Massachusetts, Amherst xlhuang, zlwang, mckinley  cs.umass.edu ABSTRACT
Add to Reading List

Document Date: 2002-03-20 08:47:59

Open Document

File Size: 103,33 KB

Share Result on Facebook

City

Barcelona / /

Country

Spain / /

Facility

University of Massachusetts / /

IndustryTerm

technology models / sparse matrix-vector products / memory systems / large applications / /

Organization

University of Massachusetts / Amherst / Impulse Memory Controller Xianglong Huang Zhenlin Wang Kathryn S. McKinley Department of Computer Science / /

Position

conventional memory controller / mckinley cs.umass.edu ABSTRACT The Impulse memory controller / memory controller / Impulse memory controller / optimized DRAM scheduler / /

Product

Impulse / /

ProgrammingLanguage

C / Fortran / /

ProvinceOrState

Massachusetts / /

Technology

cache memory / simulation / virtual memory / image processing / /

SocialTag