POST-SIEVING ON GPUs Andrea Miele1, Joppe W. Bos2, Thorsten Kleinjung1, Arjen K. Lenstra1 1LACAL,

First Page		Document Content
Date: 2016-06-13 15:37:34 Computing Computer architecture Computer hardware Graphics hardware Video cards Parallel computing GPGPU Integer factorization algorithms Fermi General number field sieve CUDA General-purpose computing on graphics processing units		POST-SIEVING ON GPUs Andrea Miele1, Joppe W. Bos2, Thorsten Kleinjung1, Arjen K. Lenstra1 1LACAL, Add to Reading List Source URL: caramba.loria.fr Download Document from Source Website File Size: 930,51 KB Share Document on Facebook

	Object Support in an Array-Based GPGPU Extension for Ruby Matthias Springer Hidehiko Masuhara Department of Mathematical and Computing Sciences, Tokyo Institute of Technology, Japan DocID: 1xV2l - View Document
	45 Introduction to GPGPU for AI Conan Bourke and Tomasz Bednarz 45.1 45.2 DocID: 1v5LF - View Document
	Fast GPGPU Based Quadtree Construction Joshua Gluck Advisor: Andrew Danner May 1, 2014 Abstract We introduce a method for fast quadtree construction on the Graphics Processing DocID: 1tLKy - View Document
	OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU Performance Adwait Jog† Onur Kayiran† Mahmut T. Kandemir† DocID: 1tLqi - View Document
	Specification and verification of GPGPU programs Stefan Blom, Marieke Huisman and Matej Mihelˇci´c University of Twente, Enschede, The Netherlands {s.c.c.blom,m.huisman}@utwente.nl November 8, 2013 DocID: 1tqg6 - View Document