RESEARCH LINES Mapping SHiNE RiSE Rigorous Systems Engineering

First Page		Document Content
Date: 2017-06-06 20:45:42 Theoretical computer science Helmut Veith Formal methods TU Wien Institute for Applied Information Processing and Communications Software engineering Verification Formal verification Computing		RESEARCH LINES Mapping SHiNE RiSE Rigorous Systems Engineering Add to Reading List Source URL: www.eziobartocci.com Download Document from Source Website File Size: 1,13 MB Share Document on Facebook

	VLSI Institute for Applied Information Processing and Communications (IAIK) – VLSI & Security Uniform Evaluation of Hardware Implementations of the DocID: 1thuP - View Document
	Revocation in Group Signature Schemes Advisor(s): Daniel Slamanig and Raphael Spreitzer Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation DocID: 1sPc1 - View Document
	Compiler Assisted Software Hardening Advisor(s): Mario Werner Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Literature DocID: 1sNXm - View Document
	Framework for automated cryptanalysis of authenticated ciphers Advisor(s): Florian Mendel Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria DocID: 1sJwi - View Document
	Tower Extensions of Finite Fields Advisor(s): Christian Hanser and Sebastian Ramacher Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation DocID: 1sDk2 - View Document