Relaxed memory models must be rigorous ˇ c´ık3 Susmit Sarkar2 Francesco Zappa Nardelli1 Peter Sewell2 Jaroslav Sevˇ Luc Maranget1 Mark Batty2 Jade Alglave1 1

First Page		Document Content
Date: 2012-09-10 07:41:00 Instruction set architectures Computer memory X86 architecture X86-64 Java memory model X86 Memory barrier Spinlock Memory ordering Low-level programming language Itanium ARM architecture		Relaxed memory models must be rigorous ˇ c´ık3 Susmit Sarkar2 Francesco Zappa Nardelli1 Peter Sewell2 Jaroslav Sevˇ Luc Maranget1 Mark Batty2 Jade Alglave1 1 Add to Reading List Source URL: www0.cs.ucl.ac.uk Download Document from Source Website File Size: 126,84 KB Share Document on Facebook

	Administrivia  Design of Parallel and High-Performance Computing DocID: 1rnNM - View Document
	Memory-Efficient Optimization of Gyrokinetic Particle-to-Grid Interpolation for Multicore Processors Kamesh Madduri† , Samuel Williams† , Stéphane Ethier‡ , Leonid Oliker† John Shalf† , Erich Strohmaier† , K DocID: 1rn50 - View Document
	Analyzing Lock Contention in Multithreaded Applications Nathan R. Tallent John M. Mellor-Crummey Allan Porterfield DocID: 1rbEu - View Document
	The Semantics of x86-CC Multiprocessor Machine Code Susmit Sarkar1 Scott Owens1 Tom Ridge1 DocID: 1r4yz - View Document
	TxLinux: Using and Managing Hardware Transactional Memory in an Operating System Christopher J. Rossbach, Owen S. Hofmann, Donald E. Porter, Hany E. Ramadan, Aditya Bhandari, and Emmett Witchel Department of Computer Sci DocID: 1qzuT - View Document