Tangle: Route-Oriented Dynamic Voltage Minimization for Variation-Afflicted, EnergyEfficient On-Chip Networks Amin Ansari†, Asit Mishra‡, Jianping Xu‡, and Josep Torrellas† †University

First Page		Document Content
Date: 2014-02-19 00:21:38 Electronic design automation Network On Chip Error detection and correction IC power supply pin Router Integrated circuits Electronic engineering Electronics		Tangle: Route-Oriented Dynamic Voltage Minimization for Variation-Afflicted, EnergyEfficient On-Chip Networks Amin Ansari†, Asit Mishra‡, Jianping Xu‡, and Josep Torrellas† †University Add to Reading List Source URL: iacoma.cs.uiuc.edu Download Document from Source Website File Size: 924,52 KB Share Document on Facebook

	1 Computing Minimal Update Sequences for Graceful Router-wide Reconfigurations Francois Clad1 , Stefano Vissicchio2 , Pascal Mérindol1 , Pierre Francois3 and Jean-Jacques Pansiot1 1 DocID: 1xVAh - View Document
	1 Computing Minimal Update Sequences for Graceful Router-wide Reconfigurations Francois Clad1 , Stefano Vissicchio2 , Pascal Mérindol1 , Pierre Francois3 and Jean-Jacques Pansiot1 1 DocID: 1xUCT - View Document
	Leveraging Router Programmability for Traffic Matrix Computation ⇤ Giacomo Balestra‡ DocID: 1xUmh - View Document
	PDF Document DocID: 1wULk - View Document
	PDF Document DocID: 1wgdG - View Document