<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2000-12-14 21:14:28Accellera Verilog IEEE Cadence Design Systems Hardware verification languages Electronic design automation Electronic engineering Hardware description languages |
Add to Reading List |
Advanced Library Format for ASIC Technology, Cells, & Blocks
