Back to Results
First PageMeta Content
VHDL / Verilog / Accellera / VHSIC / Electric / IEEE / Hardware description languages / Electronic engineering / Electronic design automation


comp.lang.vhdl Frequently Asked Questions And Answers (Part 1): General Preliminary Remarks This is a monthly posting to comp.lang.vhdl containing general information. Please send additional information directly to the e
Add to Reading List

Document Date: 2004-12-09 12:23:39

Open Document

File Size: 235,67 KB

Share Result on Facebook

City

Los Gatos / /

Company

Google / VHDL Users Group / VHDL-AMS / /

/

Event

FDA Phase / /

Facility

Alain Vachoux Swiss Federal Institute of Technology Integrated Systems Center / Library Elements / /

/

IndustryTerm

Internet Server Project http /

Organization

USA Department of Defense / Swiss Federal Institute of Technology / Systems Center / ASIC / ACCELLERA / Department of Defense / IEEE Computer Society / Accellera’s mission / Standards Activity Board / /

Person

Edwin Naroska / Eric Steven Raymond / Georg Staebner / Paul Menchini / Tom Dettmer / Alain Vachoux Swiss / /

/

Position

editor / author /editor / Vice-Chair alain.vachoux@epfl.ch Working Group / General / Official / Working Group Chair 1076.1 Executive Committee & Secretary / Executive / Major / /

Product

PAR1076 / /

ProgrammingLanguage

Hardware Description Language / VHSIC Hardware Description Language / Verilog / /

ProvinceOrState

California / /

Technology

semiconductor / HTML / AHDL / vhdl / Integrated Circuits / ASIC / BBS / Verilog / ASCII / Bulletin Board System / Simulation / /

URL

http /

SocialTag