Back to Results
First PageMeta Content
Hardware description languages / SystemVerilog / Accellera / Verilog / Phil Moorby / E / Parallel Random Access Machine / Electronic engineering / Electronic design automation / Hardware verification languages


SystemVerilog 3.1a Language Reference Manual
Add to Reading List

Document Date: 2004-05-13 18:43:42

Open Document

File Size: 4,05 MB

Share Result on Facebook

City

Napa / San Jose / /

Company

Cadence Design Systems / Accellera Organization Inc. / IEEE 1364 Verilog Standard Working Group / BNF Annex / /

Country

United States / /

Currency

USD / /

/

/

IndustryTerm

final product / /

Organization

API Committee / Technical Committees / Enhancement Committee / Assertions Committee / Inc. Accellera Extensions / Basic/Design Committee / Co-Chair Enhancement Committee / /

Person

Stuart Swan / Stefen Boyd / Cindy Eisner / Cliff Cummings / Jeff Freedman / Ghassan Khoory / Joseph Lu / David Smith / Dennis Brophy / Brad Pierce / Roy Armoni / Ray Ryan / Francoise Martinolle / Kevin Cameron / Richard Ho / Mehdi Mohtashemi / Jay Lawrence / David Lacey / Andrew Seawright / Steve Meier / Arif Samad / Bassam Tabbara / Dan Jacobi / Dave Rich / John Amouroux / Steven Sharp / Adam Krolnik / Michael Rohleder / Stuart Sutherland / David Rich / Charles Dawson / Faisal Haque / Karen Pieper / Doug Warmke / Neil Korpusik / Ralph Duncan / Don Mills / Phil Moorby / Mark Hartoog / John Havlicek / Avinash Mani / Erich Marschner / Peter Flake / Michael Burns / Harry Foster / Kurt Takara / John Stickley / Arturo Salz / Francoise Martinole / Lynn Horobin / /

/

Position

General Chair 3.1a Committee / Editor / Co-Chair / Chair / Language Reference Manual Editor / /

ProgrammingLanguage

C / Hardware Description Language / Verilog / /

ProvinceOrState

California / /

Technology

API / Verilog / /

SocialTag