Runnemede: An Architecture for Ubiquitous High-Performance Computing Nicholas P. Carter1,4 , Aditya Agrawal1,2 , Shekhar Borkar1 , Romain Cledat1 , Howard David1 , Dave Dunning1 , Joshua Fryman1 , Ivan Ganev1 , Roger A.

First Page		Document Content
Date: 2013-01-25 16:45:04 CPU cache Multi-core processor Dynamic random-access memory Scratchpad memory Random-access memory Central processing unit Parallel computing ANT Computer memory Computer hardware Computing		Runnemede: An Architecture for Ubiquitous High-Performance Computing Nicholas P. Carter1,4 , Aditya Agrawal1,2 , Shekhar Borkar1 , Romain Cledat1 , Howard David1 , Dave Dunning1 , Joshua Fryman1 , Ivan Ganev1 , Roger A. Add to Reading List Source URL: iacoma.cs.uiuc.edu Download Document from Source Website File Size: 1,14 MB Share Document on Facebook

	Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13 TI Confidential – NDA Restrictions DocID: 1vrry - View Document
	Evaluating the SEE sensitivity of a 45nm SOI Multi-core Processor due to 14 MeV Neutrons Pabo Ramos, Vanessa Vargas, M. Baylac, F. Villa, S. Rey, Juan Antonio Clemente, Nacer-Eddine Zergainoh, Jean-Fran¸cois M´ehaut, R DocID: 1tdSY - View Document
	Task-parallel versus data-parallel library-based programming in multicore systems Diego Andrade, Basilio B. Fraguela University of A Coru˜na, Spain {dcanosa,basilio}@udc.es DocID: 1rtTH - View Document
	CECS CENTER FOR EMBEDDED & CYBER-PHYSICAL SYSTEMS CECS Seminar Series Present DocID: 1rtuF - View Document
	Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis Yu Jung Lo, Samuel Williams, Brian Van Straalen, Terry J. Ligocki, Matthew J. Cordery, Nicholas J. Wright, Mary W. Hall, and Leonid Oliker U DocID: 1rrNN - View Document