Reducing Latency in an SRAM DRAM Cache Hierarchy via a Novel Tag-Cache Architecture Fazal Hameed, Lars Bauer, and Jörg Henkel Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany {hameed, l - Architecture of Germany - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2014-04-03 01:58:30		Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture Fazal Hameed, Lars Bauer, and Jörg Henkel Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany {hameed, l Add to Reading List Source URL: cesweb.itec.kit.edu Download Document from Source Website File Size: 342,78 KB Share Document on Facebook