<--- Back to Details
First PageDocument Content
Computing / Electrical engineering / Reconfigurable computing / Technology / Networking hardware / Data Plane Development Kit / Fabless semiconductor companies / Computer networking / Field-programmable gate array / Altera / Nallatech / Packet processing
Date: 2015-08-21 02:18:29
Computing
Electrical engineering
Reconfigurable computing
Technology
Networking hardware
Data Plane Development Kit
Fabless semiconductor companies
Computer networking
Field-programmable gate array
Altera
Nallatech
Packet processing

Comparison of Key/Value Store (KVS) in Software and Programmable Hardware John W. Lockwood, CEO: Algo-Logic Systems, Inc. http://Algo-Logic.com • • ( • 2255-D Martin Ave., Sant

Add to Reading List

Source URL: www.hotchips.org

Download Document from Source Website

File Size: 763,25 KB

Share Document on Facebook

Similar Documents

Comparison of Key/Value Store (KVS) in Software and Programmable Hardware John W. Lockwood, CEO: Algo-Logic Systems, Inc. http://Algo-Logic.com •  • ( • 2255-D Martin Ave., Sant

Comparison of Key/Value Store (KVS) in Software and Programmable Hardware John W. Lockwood, CEO: Algo-Logic Systems, Inc. http://Algo-Logic.com • • ( • 2255-D Martin Ave., Sant

DocID: 1rsfy - View Document

HotChips 2009 Xeon Socket Filler FPGA Accelerators www.nallatech.com Copyright ©2009, Nallatech.  Intel Xeon Accelerator Modules

HotChips 2009 Xeon Socket Filler FPGA Accelerators www.nallatech.com Copyright ©2009, Nallatech. Intel Xeon Accelerator Modules

DocID: 10gSL - View Document

Programming the Nallatech Xeon + Multi-FPGA Platform

Programming the Nallatech Xeon + Multi-FPGA Platform

DocID: Ylwe - View Document

Application Note  10Gigabit Ethernet: UDP/IP system 1. Introduction The 10Gigabit Ethernet: UDP/IP system application note

Application Note 10Gigabit Ethernet: UDP/IP system 1. Introduction The 10Gigabit Ethernet: UDP/IP system application note

DocID: 9LjX - View Document

White Paper  40Gbit AES Encryption Using OpenCL and FPGAs Introduction

White Paper 40Gbit AES Encryption Using OpenCL and FPGAs Introduction

DocID: 9Fv9 - View Document