Proceedings of the International MultiConference of Engineers and Computer Scientists 2012 Vol II, IMECS 2012, March, 2012, Hong Kong A Self-checking CMOS Full adder in Double Pass Transistor Logic Chiraz Khedhir

First Page		Document Content
Date: 2013-12-16 08:28:44 Electronic engineering Logic families Electronics Electromagnetism Electronic design Semiconductor devices Digital electronics Integrated circuits Pass transistor logic Adder CMOS Automatic test pattern generation		Proceedings of the International MultiConference of Engineers and Computer Scientists 2012 Vol II, IMECS 2012, March, 2012, Hong Kong A Self-checking CMOS Full adder in Double Pass Transistor Logic Chiraz Khedhir Add to Reading List Source URL: www.bpti.lt Download Document from Source Website File Size: 808,02 KB Share Document on Facebook

	Proceedings of the International MultiConference of Engineers and Computer Scientists 2012 Vol II, IMECS 2012, March, 2012, Hong Kong A Self-checking CMOS Full adder in Double Pass Transistor Logic Chiraz Khedhir DocID: 1qFxW - View Document
	Proceedings of the International MultiConference of Engineers and Computer Scientists 2012 Vol II, IMECS 2012, March, 2012, Hong Kong A Concurrent Error Detection Based FaultTolerant 32 nm XOR-XNOR Circuit Implem DocID: 1pzE3 - View Document
	: No overhead 2 : Simple parallel-pipeline datapath DocID: 18Rrb - View Document
	IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 7, JULYLow-Power Logic Styles: CMOS Versus Pass-Transistor Logic DocID: 189W5 - View Document
	CICC ‘93 Preprint (IEEE Custom Integrated Circuits Conference, San Diego, May 9–12) comments to [removed] or[removed]COST, POWER, AND PARALLELISM IN SPEECH SIGNAL PROCESSING Richard F. Lyon DocID: cSW3 - View Document