![Synchronization / Concurrent computing / Interrupts / Asynchronous I/O / Input/output / Interrupt / Asynchrony / Message queue / Thread / Computing / Computer architecture / Communication Synchronization / Concurrent computing / Interrupts / Asynchronous I/O / Input/output / Interrupt / Asynchrony / Message queue / Thread / Computing / Computer architecture / Communication](https://www.pdfsearch.io/img/7bca283de64103b48e0d29d0e792f24d.jpg) Date: 1998-11-19 16:00:24Synchronization Concurrent computing Interrupts Asynchronous I/O Input/output Interrupt Asynchrony Message queue Thread Computing Computer architecture Communication | | Half-Sync/Half-Async An Architectural Pattern for Efficient and Well-structured Concurrent I/O Douglas C. Schmidt and Charles D. Cranor [removed] and [removed] Department of Computer Science WashinAdd to Reading ListSource URL: www.cs.wustl.eduDownload Document from Source Website File Size: 148,96 KBShare Document on Facebook
|