<--- Back to Details
First PageDocument Content
Parallel computing / Power Architecture / Semiconductor companies / Georgia Institute of Technology / Sony Toshiba IBM Center of Competence for the Cell Processor / Cell / Instruction set architectures / David A. Bader / Multi-core processor / Computer architecture / Computing / IBM
Date: 2006-11-16 20:26:57
Parallel computing
Power Architecture
Semiconductor companies
Georgia Institute of Technology
Sony Toshiba IBM Center of Competence for the Cell Processor
Cell
Instruction set architectures
David A. Bader
Multi-core processor
Computer architecture
Computing
IBM

Add to Reading List

Source URL: www.cc.gatech.edu

Download Document from Source Website

File Size: 154,67 KB

Share Document on Facebook

Similar Documents

Texas Instruments Multi-core Processor with RapidIO RapidIO Trade Association 4Q13 TI Confidential – NDA Restrictions

DocID: 1vrry - View Document

Evaluating the SEE sensitivity of a 45nm SOI Multi-core Processor due to 14 MeV Neutrons Pabo Ramos, Vanessa Vargas, M. Baylac, F. Villa, S. Rey, Juan Antonio Clemente, Nacer-Eddine Zergainoh, Jean-Fran¸cois M´ehaut, R

DocID: 1tdSY - View Document

Computing / Computer programming / Parallel computing / Software engineering / Threading Building Blocks / HTML Application / Data parallelism / Parchive / Multi-core processor / Task parallelism / XC / OpenMP

Task-parallel versus data-parallel library-based programming in multicore systems Diego Andrade, Basilio B. Fraguela University of A Coru˜na, Spain {dcanosa,basilio}@udc.es

DocID: 1rtTH - View Document

Computing / Computer engineering / Computer hardware / MicroBlaze / Field-programmable gate array / Nios embedded processor / Daniel Gajski / ARC / Coremark / Dhrystone / CECS / Multi-core processor

CECS CENTER FOR EMBEDDED & CYBER-PHYSICAL SYSTEMS CECS Seminar Series Present

DocID: 1rtuF - View Document

Computing / Concurrent computing / Parallel computing / Computer programming / OpenMP / Roofline model / Multi-core processor / Manycore processor / Thread / Benchmark / CUDA / Data parallelism

Roofline Model Toolkit: A Practical Tool for Architectural and Program Analysis Yu Jung Lo, Samuel Williams, Brian Van Straalen, Terry J. Ligocki, Matthew J. Cordery, Nicholas J. Wright, Mary W. Hall, and Leonid Oliker U

DocID: 1rrNN - View Document