SX-ACE Model Group

First Page		Document Content
Date: 2013-11-12 21:36:31 NEC SX architecture Cell Computer cluster Message Passing Interface FLOPS Basic Linear Algebra Subprograms Central processing unit K computer Vector processor Computing Parallel computing NEC SX-9		SX-ACE Model Group Add to Reading List Source URL: de.nec.com Download Document from Source Website File Size: 2,63 MB Share Document on Facebook

	Survey of “Present and Future Supercomputer Architectures and their Interconnects” Jack Dongarra DocID: 18f7z - View Document
	Supercomputer SX-9 Hardware Packaging Technology of the SX-9 UMEZAWA Kazuhiko, HAMAGUCHI Hiroyuki, TAKEDA Tsutomu HOSAKA Tadao, NATORI Masaki, NAGATA Tetsuya Abstract DocID: SuLH - View Document
	Remarks for Special Issue on Supercomputer SX-9 In step with recent advances in IT technology, the domain of application of HPC (High Performance Computing) has also been expanding. In the natural sciences, industrial te DocID: StsW - View Document
	Papers on Supercomputer SX Series Effects Activities of Cyberscience Center and Performance Evaluation of the SX-9 Supercomputer KOBAYASHI Hiroaki, EGAWA Ryusuke, OKABE Kouki, ITO Eiichi, OIZUMI Kenji Abstract DocID: SrNB - View Document
	General Explanation of Special Issue Supercomputer SX-9 Development Concept SX-9 - the seventh generation in the series since the announcement DocID: SoH2 - View Document