<--- Back to Details
First PageDocument Content
Central processing unit / Instruction set architectures / X86 / P6 / Intel Core / NetBurst / Pentium Pro / AMD 10h / Branch predictor / Computer architecture / Computer engineering / X86 architecture
Date: 2013-10-07 10:58:44
Central processing unit
Instruction set architectures
X86
P6
Intel Core
NetBurst
Pentium Pro
AMD 10h
Branch predictor
Computer architecture
Computer engineering
X86 architecture

3. The microarchitecture of Intel, AMD and VIA CPUs

Add to Reading List

Source URL: agner.org

Download Document from Source Website

File Size: 1,54 MB

Share Document on Facebook

Similar Documents

Computing / Computer architecture / Computer security / Software bugs / Machine code / X86 architecture / X86 instructions / Return-oriented programming / Stack buffer overflow / PaX / Shellcode / Buffer overflow

Full version of an extended abstract published in Proceedings of ACM CCS 2007, ACM Press, The Geometry of Innocent Flesh on the Bone: Return-into-libc without Function Calls (on the x86) Hovav Shacham∗ hovav@cs.

DocID: 1xVpL - View Document

Intro x86 Part 2: More Examples and Analysis Xeno Kovah – xkovah at gmail 1

DocID: 1viBK - View Document

Firmware Updating Install USB driver: GD_VirtualComDriverrar,choose X86 for 32bit system, X64 for 64bit system. Install QXCodePro_Update_dpinst_Setup_1.02.exe Hold pressing PTT key and alarm key, at the sa

DocID: 1vg9s - View Document

Will appear in the 2009 IEEE Symposium on Security and Privacy Native Client: A Sandbox for Portable, Untrusted x86 Native Code Bennet Yee, David Sehr, Gregory Dardyk, J. Bradley Chen, Robert Muth, Tavis Ormandy, Shiki

DocID: 1vf9G - View Document