<--- Back to Details
First PageDocument Content
Dynamic random-access memory / Synchronous dynamic random-access memory / CAS latency / SDRAM latency / Serial presence detect / Memory controller / DDR3 SDRAM / Random-access memory / CPU cache / Computer memory / Computer hardware / Computing
Date: 2012-04-29 12:14:30
Dynamic random-access memory
Synchronous dynamic random-access memory
CAS latency
SDRAM latency
Serial presence detect
Memory controller
DDR3 SDRAM
Random-access memory
CPU cache
Computer memory
Computer hardware
Computing

A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM Yoongu Kim Vivek Seshadri Donghyuk Lee

Add to Reading List

Source URL: users.ece.cmu.edu

Download Document from Source Website

File Size: 927,28 KB

Share Document on Facebook

Similar Documents

AVR061: STK500 Communication Protocol Introduction This document describes the protocol for the STK500 starterkit. This protocol is based on earlier protocols made for other AVR tools and is fully compatible with them in

AVR061: STK500 Communication Protocol Introduction This document describes the protocol for the STK500 starterkit. This protocol is based on earlier protocols made for other AVR tools and is fully compatible with them in

DocID: 1nE3G - View Document

A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM Yoongu Kim Vivek Seshadri  Donghyuk Lee

A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM Yoongu Kim Vivek Seshadri Donghyuk Lee

DocID: 18zkh - View Document

PDF Document

DocID: 17lbN - View Document

PDF Document

DocID: 16xl4 - View Document

Main Memory Organisation – Learning Objectives

Main Memory Organisation – Learning Objectives" At the end of this lecture you will:" ! 

DocID: 14bQF - View Document