![Computer memory / Central processing unit / Branch predictor / Hazard / CPU cache / Dynamic random-access memory / Dynamic voltage scaling / Microarchitecture / Design closure / Computer hardware / Electronic engineering / Computer architecture Computer memory / Central processing unit / Branch predictor / Hazard / CPU cache / Dynamic random-access memory / Dynamic voltage scaling / Microarchitecture / Design closure / Computer hardware / Electronic engineering / Computer architecture](https://www.pdfsearch.io/img/176f49e353f87fbc7b528ee781789d9a.jpg) Date: 2011-12-14 11:29:00Computer memory Central processing unit Branch predictor Hazard CPU cache Dynamic random-access memory Dynamic voltage scaling Microarchitecture Design closure Computer hardware Electronic engineering Computer architecture | | Identifying and Predicting Timing-Critical Instructions to Boost Timing Speculation Jing Xin and Russ Joseph Department of EECS Northwestern UniversityAdd to Reading ListSource URL: users.eecs.northwestern.eduDownload Document from Source Website File Size: 858,60 KBShare Document on Facebook
|