<--- Back to Details
First PageDocument Content
Evaluation / Fortran / Standard Performance Evaluation Corporation / FLOPS / Supercomputer / Computer performance / LINPACK benchmarks / SPECfp / Computing / NAS Parallel Benchmarks / Benchmark
Date: 2014-06-16 15:21:22
Evaluation
Fortran
Standard Performance Evaluation Corporation
FLOPS
Supercomputer
Computer performance
LINPACK benchmarks
SPECfp
Computing
NAS Parallel Benchmarks
Benchmark

Add to Reading List

Source URL: history.arc.nasa.gov

Download Document from Source Website

File Size: 2,91 MB

Share Document on Facebook

Similar Documents

NPB-MPJ: NAS Parallel Benchmarks Implementation for Message-Passing in Java Dami´an A. Mall´on, Guillermo L. Taboada, Juan Touri˜no, and Ram´on Doallo Computer Architecture Group Dept. of Electronics and Systems, Uni

DocID: 1sOAQ - View Document

Motivation Design, Implementation and Optimization of NPB-MPJ Performance Evaluation Summary NPB-MPJ: NAS Parallel Benchmarks

DocID: 1s6z3 - View Document

Computing / Numerical linear algebra / Numerical software / LINPACK benchmarks / NAS Parallel Benchmarks / Software / Basic Linear Algebra Subprograms / Benchmark / Kernel / Mach / Positive-definite kernel

A Principled Kernel Testbed for Hardware/Software Co-Design Research Alex Kaiser, Samuel Williams, Kamesh Madduri, Khaled Ibrahim, David Bailey, James Demmel, Erich Strohmaier Computational Research Division Lawrence Ber

DocID: 1qMcC - View Document

Computing / Parallel computing / Computer programming / Software engineering / OpenMP / Multi-core processor / Thread / Standard Performance Evaluation Corporation / Hyper-threading / NAS Parallel Benchmarks / POSIX Threads / Scheduling

1 Oversubscription on Multicore Processors Costin Iancu, Steven Hofmeyr, Filip Blagojevi´c, Yili Zheng Lawrence Berkeley National Laboratory Berkeley, USA

DocID: 1pXcX - View Document

Parallel computing / Concurrent programming languages / HTML / HTML Application / Internet Explorer / Fortran / Automatic parallelization / Matrix multiplication algorithm / NAS Parallel Benchmarks / XC / Array programming / Speedup

The Hierarchically Tiled Arrays Programming Approach ∗ Basilio B. Fraguela† , Jia Guo, Ganesh Bikshandi, Mar´ıa J. Garzar´ an, Gheorghe Alm´ asi‡ , Jos´ e Moreira‡ , and David Padua

DocID: 1pCHZ - View Document