View Document Preview and Link Document Date: 2006-05-18 20:56:53 Open Document File Size: 245,48 KB Share Result on Facebook
City San Francisco / Burlington / Ottawa / Austin / Programming / Philadelphia / St. Johns / Pittsburgh / San Jose / Boston / Madison / Washington / DC / Cracow / San Diego / / Company B CAS-Commit 1 Tag T1 AE / T1 / M. Software / Parallel UNIX Systems / DEC Cambridge Research Laboratory / IBM / RTM Software / Sun Microsystems Laboratories / Intel Corporation / Herlihy & Moss / Las Vegas NV / AS TII AE / T2 / / Country Canada / Germany / Sweden / Poland / / / Event Product Recall / Reorganization / Product Issues / FDA Phase / / Facility Process Communication Library / RTM library / University of Rochester / / IndustryTerm software system / greater flexibility than pure hardware / consensus algorithm / hardware systems / lock-based algorithms / visible software readers / transactional hardware protocols / adaptive and application-specific protocols / software-centric hybrid strategy / software trans / contention management / Fine-grain locking algorithms / committed software transaction / remote processor / on-chip real estate / software protocol / policy in software / normal coherence protocol / software optimization / dynamic memory management / software transaction / cache coherence protocol / hardware consensus protocol / software vendors / hardware/software / software hybrid / software flexibility / software overheads / Ad hoc nonblocking algorithms / coherence protocol / all-software system / unbounded software transactions / software systems / much software / software permits / stock processors / eager version management / conflict management / software validation / realistic real-world applications / memory management / simulation infrastructure / software transactions / legacy hardware / / MusicAlbum I/O / / OperatingSystem UNIX / / Organization University of Rochester / Technology and G¨oteborg Univ. / National Science Foundation / Chalmers Univ. of Technology / Univ. of Rochester / Michael F. Spear Department of Computer Science / / Person L. Hammond / V / All / K. E. Moore / William N. Scherer III / L. Scott David Eisenstat Christopher Heriot William / Michael F. Spear / J. Moravan / Michael L. Scott / / Position General / forward for transactional programming models / expensive global arbiter / manager / thereby accommodating transactions / programmer / potentially conflicting writer / conflicting writer / recent writer / software writer / contention manager / Colonel / software contention manager / writer / custom storage manager / scheduler / / Product hardware transactions / T1 Tag AS TMI T2 4 / T1 Data OH(A) A T1 / Flush0 / / ProgrammingLanguage Java / DC / R / C++ / / ProvinceOrState TSS / New York / TMM / AM / TII / New Foundland and Labrador / California / Ontario / Texas / Wisconsin / TMI / TEE / Pennsylvania / Massachusetts / / RadioStation TMM AS oAE AM / / Technology management algorithms / API / software TM protocol / previous transactional hardware protocols / operating system / Concurrent Queue Algorithms / CMP / lock-based algorithms / consensus algorithm / Java / coherence protocol / virtual memory / 3.2 TMESI Protocol / flash / TMESI protocol / hardware consensus protocol / software protocol / cloning / regular MESI coherence protocol / directory-based protocols / Operating Systems / cache coherence protocol / pdf / base protocol / Fine-grain locking algorithms / instead designing chips / reading processor / simulation / remote processor / MESI protocol / adaptive and application-specific protocols / normal coherence protocol / Ad hoc nonblocking algorithms / local processor / / SocialTag 
Hardware Acceleration of Software Transactional Memory ∗ Arrvindh Shriraman Virendra J. Marathe Sandhya Dwarkadas Michael L. Scott David Eisenstat