FPGA-specific arithmetic pipeline design using FloPoCo Bogdan Pasca, Ar´enaire CARAMEL,

First Page		Document Content
Date: 2016-06-13 15:37:32 Field-programmable gate array Electronic engineering Gate array Electrical engineering Reconfigurable computing Fabless semiconductor companies Electromagnetism Logic block Xilinx		FPGA-specific arithmetic pipeline design using FloPoCo Bogdan Pasca, Ar´enaire CARAMEL, Add to Reading List Source URL: caramba.loria.fr Download Document from Source Website File Size: 869,78 KB Share Document on Facebook