<--- Back to Details
First PageDocument Content
Computer architecture / Central processing unit / Model checkers / Model checking / Multi-core processor / CPU design / SPIN model checker / Concurrent data structure / Formal verification / Computing / Parallel computing / Electronic engineering
Date: 2008-06-30 15:34:26
Computer architecture
Central processing unit
Model checkers
Model checking
Multi-core processor
CPU design
SPIN model checker
Concurrent data structure
Formal verification
Computing
Parallel computing
Electronic engineering

TSE[removed]The Design of a Multi-Core Extension of the SPIN Model Checker

Add to Reading List

Source URL: spinroot.com

Download Document from Source Website

File Size: 357,92 KB

Share Document on Facebook

Similar Documents

Aaron Turon  Research Statement My research lies broadly in the areas of programming languages and verification, with the goal of building reliable software systems. I am drawn to software components that are usually cha

Aaron Turon Research Statement My research lies broadly in the areas of programming languages and verification, with the goal of building reliable software systems. I am drawn to software components that are usually cha

DocID: 1rnbf - View Document

Parallel and Distributed Approach for Processing Large-Scale XML Datasets Zacharia Fadika 1 , Michael R. Head 2 , Madhusudhan Govindaraju 3 Computer Science Department, Binghamton University P.O. Box 6000, Binghamton, NY

Parallel and Distributed Approach for Processing Large-Scale XML Datasets Zacharia Fadika 1 , Michael R. Head 2 , Madhusudhan Govindaraju 3 Computer Science Department, Binghamton University P.O. Box 6000, Binghamton, NY

DocID: 1rmCU - View Document

Performance Enhancement with Speculative Execution Based Parallelism for Processing Large-scale XML-based Application Data Michael R. Head

Performance Enhancement with Speculative Execution Based Parallelism for Processing Large-scale XML-based Application Data Michael R. Head

DocID: 1rjTr - View Document

Brief Announcement: Selfishness in Transactional Memory Raphael Eidenbenz Roger Wattenhofer  Computer Engineering and Networks Lab

Brief Announcement: Selfishness in Transactional Memory Raphael Eidenbenz Roger Wattenhofer Computer Engineering and Networks Lab

DocID: 1qKkF - View Document

Optimization Techniques for Efficient HTA Programs

Optimization Techniques for Efficient HTA Programs

DocID: 1qHEm - View Document