View Document Preview and Link
Document Date: 2014-08-20 21:56:51 Open Document File Size: 356,49 KB Share Result on Facebook
City New York / Berlin / Lattice / / Company N. Mentens D. D. / Cryptographic Hardware / Embedded Systems / Intel / Xilinx / / Country Germany / Turkey / United States / / / Facility City University of Hong Kong / University of Waterloo / Pipeline read/write / Pipeline Depth Control / port RAMs / Building Blocks / / IndustryTerm butterfly processor / quantum algorithm / parallel processing / reduction algorithm / convolution algorithms / school-book algorithm / reconfigurable hardware / software implementation / identification protocols / area-latency product / cloud computing / secure applications / / Organization Butterfly Unit / City University of Hong Kong / Hong Kong / University of Waterloo / Faculty of Mathematics / Association for Computing Machinery / US Federal Reserve / Department of Electronic Engineering / / Person DIN DOUT / Nele Mentens / Sujoy Sinha Roy / Ai / DIN DOUT RAM / Derek Pao / I. Verbauwhede / Donald Donglong Chen / O. Reparaz / S. S. Roy / Ray C.C. Cheung / Frederik Vercauteren / F. Vercauteren / / Position candidate for our pipelined design / / Product ATHENa / k+8 / Cowon D2+ Portable Audio Device / / ProgrammingLanguage Verilog / / PublishedMedium Cryptology ePrint Archive / Mathematics of Computation / Communications of the ACM / Theory of Computing / Lecture Notes in Computer Science / / Technology FPGA / FFT processors / RAM / FFT algorithm / namely ring-LWE encryption / two FFT processors / FFT Multiplier The algorithm / reduction algorithm / LWE encryption / encryption / convolution algorithms / identification protocols / school-book algorithm / Cryptography / constant geometry FFT algorithm / FFT processor / LWE-based encryption / Verilog / Public Key / ring-LWE encryption / 4 Algorithm / DOUT r2 FFT Processor / butterfly processor / known quantum algorithm / digital signature / DSP / parallel processing / / URL http / SocialTag