<--- Back to Details
First PageDocument Content
Date: 2011-08-22 21:37:18

An Evaluation of Selective Depipelining for FPGA-based Energy-Reducing Irregular Code Coprocessors Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb+ , Vikram Bhatt, Steven Swanson, and M

Add to Reading List

Source URL: cseweb.ucsd.edu

Download Document from Source Website

File Size: 350,64 KB

Share Document on Facebook

Similar Documents