Back to Results
First PageMeta Content
Logic synthesis / Physical design / High-level synthesis / Register-transfer level / Placement / Quality of results / Multi-core processor / Synopsys / Retiming / Electronic engineering / Electronic design automation / Electronics


Datasheet DC Ultra Concurrent Timing, Area, Power and Test Optimization Overview
Add to Reading List

Document Date: 2015-03-19 18:15:41

Open Document

File Size: 558,94 KB

Share Result on Facebook
UPDATE