<--- Back to Details
First PageDocument Content
Electronic engineering / H.264/MPEG-4 AVC / H.261 / Deblocking filter / Inter frame / Flexible Macroblock Ordering / Context-adaptive variable-length coding / H.262/MPEG-2 Part 2 / Video compression picture types / Video compression / Video / Data compression
Date: 2011-01-06 09:11:52
Electronic engineering
H.264/MPEG-4 AVC
H.261
Deblocking filter
Inter frame
Flexible Macroblock Ordering
Context-adaptive variable-length coding
H.262/MPEG-2 Part 2
Video compression picture types
Video compression
Video
Data compression

AUDIO / VIDEO CODING The emerging H.264 /AVC

Add to Reading List

Source URL: ip.hhi.de

Download Document from Source Website

File Size: 502,58 KB

Share Document on Facebook

Similar Documents

J Real-Time Image Proc:571–587 DOIs11554y ORIGINAL RESEARCH PAPER  Exploiting task and data parallelism for advanced video coding

J Real-Time Image Proc:571–587 DOIs11554y ORIGINAL RESEARCH PAPER Exploiting task and data parallelism for advanced video coding

DocID: 1qFa3 - View Document

Professional H.265/HEVC Encoder LSI Toward High-Quality 4K/8K Broadcast Infrastructure Code Name: NARA (Next-generation encoder Architecture for Real-time HEVC Application)  Hiroe Iwasaki, Takayuki Onishi, Ken Nakamura,

Professional H.265/HEVC Encoder LSI Toward High-Quality 4K/8K Broadcast Infrastructure Code Name: NARA (Next-generation encoder Architecture for Real-time HEVC Application) Hiroe Iwasaki, Takayuki Onishi, Ken Nakamura,

DocID: 1qgPv - View Document

2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP)  COOPERATIVE CPU+GPU DEBLOCKING FILTER PARALLELIZATION FOR HIGH PERFORMANCE HEVC VIDEO CODECS Diego F. de Souza, Nuno Roma, Leonel Sou

2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) COOPERATIVE CPU+GPU DEBLOCKING FILTER PARALLELIZATION FOR HIGH PERFORMANCE HEVC VIDEO CODECS Diego F. de Souza, Nuno Roma, Leonel Sou

DocID: 1q2AE - View Document

TOWARDS GPU HEVC INTRA DECODING: SEIZING FINE-GRAIN PARALLELISM Diego F. de Souza, Aleksandar Ilic, Nuno Roma, Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, Lisboa, Portugal {diego.souza,

TOWARDS GPU HEVC INTRA DECODING: SEIZING FINE-GRAIN PARALLELISM Diego F. de Souza, Aleksandar Ilic, Nuno Roma, Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, Lisboa, Portugal {diego.souza,

DocID: 1pRHt - View Document

GPU Acceleration of the HEVC Decoder Inter Prediction Module Diego F. de Souza, Aleksandar Ilic, Nuno Roma and Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, , Lisbon, Portugal Email: {dieg

GPU Acceleration of the HEVC Decoder Inter Prediction Module Diego F. de Souza, Aleksandar Ilic, Nuno Roma and Leonel Sousa INESC-ID, IST, Universidade de Lisboa Rua Alves Redol 9, , Lisbon, Portugal Email: {dieg

DocID: 1oW64 - View Document