<--- Back to Details
First PageDocument Content
Concurrency control / Transaction processing / Linearizability / Non-blocking algorithm / Lock / Transactional memory / Compare-and-swap / Software transactional memory / Transactional Synchronization Extensions
Date: 2015-10-02 08:07:40
Concurrency control
Transaction processing
Linearizability
Non-blocking algorithm
Lock
Transactional memory
Compare-and-swap
Software transactional memory
Transactional Synchronization Extensions

High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah)

Add to Reading List

Source URL: hpts.ws

Download Document from Source Website

File Size: 658,86 KB

Share Document on Facebook

Similar Documents

Characterizing Transactional Memory Consistency Conditions Using Observational Refinement HAGIT ATTIYA, Technion—Israel Institute of Technology ALEXEY GOTSMAN, IMDEA Software Institute SANDEEP HANS, Technion—Israel I

Characterizing Transactional Memory Consistency Conditions Using Observational Refinement HAGIT ATTIYA, Technion—Israel Institute of Technology ALEXEY GOTSMAN, IMDEA Software Institute SANDEEP HANS, Technion—Israel I

DocID: 1tFbW - View Document

Safe Privatization in Transactional Memory Artem Khyzha Hagit Attiya  IMDEA Software Institute

Safe Privatization in Transactional Memory Artem Khyzha Hagit Attiya IMDEA Software Institute

DocID: 1tCpd - View Document

Autonomic Parallelism Adaptation on Software Transactional Memory ´ Naweiluo Zhou, Gwena¨el Delaval, Bogdan Robu, Eric Rutten, Jean-Fran¸cois M´ehaut

Autonomic Parallelism Adaptation on Software Transactional Memory ´ Naweiluo Zhou, Gwena¨el Delaval, Bogdan Robu, Eric Rutten, Jean-Fran¸cois M´ehaut

DocID: 1tnDk - View Document

Autonomic Parallelism and Thread Mapping Control on Software Transactional Memory Naweiluo Zhou, Gwena¨el Delaval, Bogdan Robu, Eric Rutten, Jean-Fran¸cois M´ehaut  To cite this version:

Autonomic Parallelism and Thread Mapping Control on Software Transactional Memory Naweiluo Zhou, Gwena¨el Delaval, Bogdan Robu, Eric Rutten, Jean-Fran¸cois M´ehaut To cite this version:

DocID: 1tf1v - View Document

C O M P U T ER S C I E N C E DEPARTMENT COLLOQUIUM Optimizing for Eager: Improving Software Transactional Memory through Reservations Dr. Patrick Lam

C O M P U T ER S C I E N C E DEPARTMENT COLLOQUIUM Optimizing for Eager: Improving Software Transactional Memory through Reservations Dr. Patrick Lam

DocID: 1tbNr - View Document