<--- Back to Details
First PageDocument Content
Digital electronics / Integrated circuits / Logic families / Electronic design / Semiconductor devices / CMOS / Pass transistor logic / Very-large-scale integration / Dynamic logic / Electronic engineering / Electronics / Electromagnetism
Date: 2006-06-30 14:43:08
Digital electronics
Integrated circuits
Logic families
Electronic design
Semiconductor devices
CMOS
Pass transistor logic
Very-large-scale integration
Dynamic logic
Electronic engineering
Electronics
Electromagnetism

CICC ‘93 Preprint (IEEE Custom Integrated Circuits Conference, San Diego, May 9–12) comments to [removed] or[removed]COST, POWER, AND PARALLELISM IN SPEECH SIGNAL PROCESSING Richard F. Lyon

Add to Reading List

Source URL: dicklyon.com

Download Document from Source Website

File Size: 468,63 KB

Share Document on Facebook

Similar Documents

PDF Document

DocID: 1xs12 - View Document

PDF Document

DocID: 1x2IS - View Document

DOC Document

DocID: 1wpoX - View Document

A 23mW Face Recognition Accelerator in 40nm CMOS with Mostly-Read 5T Memory Dongsuk Jeon1,2, Qing Dong1, Yejoong Kim1, Xiaolong Wang3, Shuai Chen3, Hao Yu3, David Blaauw1, Dennis Sylvester1 1 University of Michigan, MI;

A 23mW Face Recognition Accelerator in 40nm CMOS with Mostly-Read 5T Memory Dongsuk Jeon1,2, Qing Dong1, Yejoong Kim1, Xiaolong Wang3, Shuai Chen3, Hao Yu3, David Blaauw1, Dennis Sylvester1 1 University of Michigan, MI;

DocID: 1vrMD - View Document

  CELL CULTURE COURSE PROGRAM September 13, 2014   08:00-08:45 Cultivation of cells, passaging, Medium Preparation and Preparation for experiments Theoretic 09:00-09:45 Cultivation of cells, passaging, Medium Preparati

DocID: 1vnJh - View Document