Back to Results
First PageMeta Content
Dynamic random-access memory / CAS latency / Synchronous dynamic random-access memory / DDR3 SDRAM / DDR SDRAM / DIMM / Random-access memory / Memory controller / SIMM / Computer memory / Computer hardware / Computing


Dynamic RAMs From Asynchrounos to DDR4
Add to Reading List

Document Date: 2013-07-01 09:34:42

Open Document

File Size: 4,33 MB

Share Result on Facebook

Company

IBM / Honeywell / Toshiba / Rambus / Intel / /

Country

Japan / United States / /

Currency

AMD / /

Facility

Rochester University / IBM Thomas J. Watson Research Center / /

IndustryTerm

large bank / metal pins / video equipment / memory chip / few real-time systems / memory chips / silicon memory chip / /

OperatingSystem

Linux / /

Organization

Rochester University / /

Person

Barbara Maness / Eugene Schlig / Robert Dennard / Joel Karp / Arnold Farber / Benjamin Agusta / Robert Proebsting / /

Position

ECC-capable memory controller / clocked memory controller / DRAM controller / controller / /

Product

Pentax K-x Digital Camera / Memory Module / /

Technology

semiconductor / radiation / DDR SDRAM / 8 SDRAM chips / RAM chips / RAM / asynchronous DRAM chip / memory chip / flash memory / silicon memory chip / FPM DRAM / Linux / fast page mode DRAM / BGA style IC chips / SDRAM / random access / SRAM / DRAM chips / operating systems / memory chips / DRAM chip / integrated circuits / 9 SDRAM chips / PDF / vertical blanking interval / integrated circuit / /

URL

http /

SocialTag