First Page | Document Content | |
---|---|---|
Date: 1997-12-01 22:58:09Electrical engineering Clock signal Electrical circuits Oscillators SerDes Electronic design Phase-locked loop Signal integrity Clock skew Electronic engineering Electronics Digital electronics | GMII Timing and Electrical SpecificationAdd to Reading ListSource URL: www.ieee802.orgDownload Document from Source WebsiteFile Size: 100,48 KBShare Document on Facebook |
Case Study of Half Power, Multi Protocol SERDES in 28nm FDSOI Unparalleled Power Performance 1DocID: 1tfp9 - View Document | |
Client: MoSys Contact: Kristine Perham & Michael Miller Project: Chip Estimates Article From: Lee Stein Date: March 5, 2010DocID: 1qqY5 - View Document | |
Proposed VLBI Standard Hardware Interface Specification – VSI-H 11 May 2000 Table of Contents.DocID: 1ouQa - View Document | |
25-MarLev Uvarov MPC – SP Synchronization Procedure Petersburg Nuclear Physics Institute / University of FloridaDocID: 1gD1o - View Document | |
Microsoft Word - OIF-TFI5-01.0.docDocID: 1alOm - View Document |