<--- Back to Details
First PageDocument Content
Clock signal / Electronics / Synchronization / Central processing unit / Asynchronous circuit / Digital electronics / Asynchronous system / Intel MCS-51 / Delay insensitive circuit / Electronic engineering / Electrical circuits / Electrical engineering
Date: 2004-08-26 11:05:14
Clock signal
Electronics
Synchronization
Central processing unit
Asynchronous circuit
Digital electronics
Asynchronous system
Intel MCS-51
Delay insensitive circuit
Electronic engineering
Electrical circuits
Electrical engineering

The Status of Asynchronous Design in Industry

Add to Reading List

Source URL: www.bcim.lsbu.ac.uk

Download Document from Source Website

File Size: 288,08 KB

Share Document on Facebook

Similar Documents

Overview Representation Synchronization Synthesis

DocID: 1xVLV - View Document

Theoretical computer science / Mathematics / Logic in computer science / Proof theory / Programming language semantics / Metalogic / Model theory / Symbol / Net / Constructible universe / Sequent / Permutation

From Non-preemptive to Preemptive Scheduling using Synchronization Synthesis ⋆ ˇ Pavol Cern´ y1 , Edmund M. Clarke2 , Thomas A. Henzinger3 , Arjun 4

DocID: 1xVyQ - View Document

Concurrency control / Computing / Computer architecture / Computer programming / Synchronization / Linearizability / Memory barrier / Parallel computing / Mutual exclusion / Critical section / Lock / Thread

Pattern-based Synthesis of Synchronization for the C++ Memory Model Yuri Meshman Noam Rinetzky

DocID: 1xVip - View Document

Electrical engineering / Network flow problem / Clock synchronization / Clocks / Synchronization / Distributed computing / Clock skew / Time-Triggered Protocol / Distributed algorithm / Flow network / Physics / Electromagnetism

Theory of Computing Systems manuscript No. (will be inserted by the editor) Self-stabilizing Byzantine Clock Synchronization with Optimal Precision Pankaj Khanchandani · Christoph Lenzen

DocID: 1xUPN - View Document

Mathematics / Formal languages / Temporal logic / Syntax / Metalogic / Logic / Metaphilosophy / Model theory / Linear temporal logic / Interpretation / Computation tree logic / Variable

Towards Algorithmic Synthesis of Synchronization for Shared-Memory Concurrent Programs Roopsha Samanta Computer Engineering Research Centre, The University of Texas at Austin.

DocID: 1xTqp - View Document