ADF4001 200 MHz Clock Generator PLL Data Sheet (REV. A) - Digital clock - Document - PDFSEARCH.IO

First Page	Meta Content
	ADF4001 200 MHz Clock Generator PLL Data Sheet (REV. A) Add to Reading List Document Date: 2008-12-28 05:27:21 Open Document File Size: 364,48 KB Share Result on Facebook City RFINA RFINB / Norwood / / Company Analog Devices Inc. / Wire Serial Interface Hardware / / Facility Contact factory / / / IndustryTerm energy / / Organization VP CP / V VP / / / Position VP / VP/2 IOH / RF Input Frequency REFIN CHARACTERISTICS REFIN Input Frequency POWER SUPPLIES AVDD DVDD VP / VP IDD4 / SDM FUNCTIONAL BLOCK DIAGRAM AVDD DVDD VP / VP RSET CPGND REFERENCE ADF4001 / / ProgrammingLanguage R / / ProvinceOrState Massachusetts / / Technology DSLAM / ATM / AV / SONET / integrated circuit / / URL www.analog.com / / SocialTag Digital electronics Oscillators Electronic circuits Flip-flop Phase-locked loop Phase frequency detector Phase detector Counter Pulse-width modulation Electronic engineering

ADF4001 200 MHz Clock Generator PLL Data Sheet (REV. A)Add to Reading List