<--- Back to Details
First PageDocument Content
Display technology / Holography / Image processing / 3D imaging / Optical devices / Computer-generated holography / Spatial light modulator / Interferometry / Coherence / Wavelength / Digital holography / Liquid-crystal display
Date: 2014-07-17 12:04:27
Display technology
Holography
Image processing
3D imaging
Optical devices
Computer-generated holography
Spatial light modulator
Interferometry
Coherence
Wavelength
Digital holography
Liquid-crystal display

Superpixel-based spatial amplitude and phase modulation using a digital micromirror device Sebastianus A. Goorden,1,∗ Jacopo Bertolotti,1,2 and Allard P. Mosk1 1 Complex

Add to Reading List

Source URL: www.jacopobertolotti.com

Download Document from Source Website

File Size: 4,75 MB

Share Document on Facebook

Similar Documents

Partial-Coherence Abstractions for Relaxed Memory Models Michael Kuperstein Martin Vechev  Eran Yahav ∗

Partial-Coherence Abstractions for Relaxed Memory Models Michael Kuperstein Martin Vechev Eran Yahav ∗

DocID: 1xVDm - View Document

Learning gem5 – Part III Modeling Cache Coherence with Ruby and SLICC Jason Lowe-Power http://learning.gem5.org/ https://faculty.engineering.ucdavis.edu/lowepower/

Learning gem5 – Part III Modeling Cache Coherence with Ruby and SLICC Jason Lowe-Power http://learning.gem5.org/ https://faculty.engineering.ucdavis.edu/lowepower/

DocID: 1xUst - View Document

Checking Cache-Coherence Protocols with TLA+ Rajeev Joshi HP Labs, Systems Research Center, Palo Alto, CA. Leslie Lamport Microsoft Research, Mountain View, CA.

Checking Cache-Coherence Protocols with TLA+ Rajeev Joshi HP Labs, Systems Research Center, Palo Alto, CA. Leslie Lamport Microsoft Research, Mountain View, CA.

DocID: 1xUq9 - View Document

CACHE COHERENCE DIRECTORIES FOR SCALABLE MULTIPROCESSORS Richard Simoni Technical Report: CSL-TROctober 1992 Computer Systems Laboratory

CACHE COHERENCE DIRECTORIES FOR SCALABLE MULTIPROCESSORS Richard Simoni Technical Report: CSL-TROctober 1992 Computer Systems Laboratory

DocID: 1vmKd - View Document

A Memory Coherence Technique for Online Transient Error Recovery of FPGA Configurations Wei-Je Huang and Edward J. McCluskey CENTER FOR RELIABLE COMPUTING Computer Systems Laboratory, Department of Electrical Engineering

A Memory Coherence Technique for Online Transient Error Recovery of FPGA Configurations Wei-Je Huang and Edward J. McCluskey CENTER FOR RELIABLE COMPUTING Computer Systems Laboratory, Department of Electrical Engineering

DocID: 1vgLJ - View Document