Back to Results
First PageMeta Content
Computing / Wishbone / Digital timing diagram / OpenCores / Chip select / Interface / Serial Peripheral Interface Bus / Computer buses / Electronics / Electronic engineering


Document Date: 2011-06-07 09:12:49


Open Document

File Size: 20,23 KB

Share Result on Facebook

/

Person

Richard Herveille Richard Herveille / /

Position

Bus controller / www.opencores.org Author / driver / bus_controller / entity bus_controller / end entity bus_controller / Application note Author / /

Technology

Introduction The WISHBONE System-on-Chip / VHDL / /

URL

www.opencores.org / /

SocialTag