| Document Date: 2013-01-10 05:04:59
Open Document File Size: 111,95 KBShare Result on Facebook
Company LSI logic / / Facility port RAM / / Person Ben Aen / / Position Forward / / PublishedMedium Fast Forward / the Fast Forward / / Technology 3 MUX Chip / 8 MUX Chip Specification Processor / 4.1 Processor Reads From GIO64/EISA The R4000 processor / RAM / R3000 processors / 4 MUX Chip / 1.1 MUX Block Diagram The MUX chip / high internally 2 MUX Chip / 1 HPC3 E−NET MUX Chip / 9 MUX Chip / 5 MUX Chip Specification Processor / flow control / R3000 processor / 7 MUX Chip / 3.2 Processor / SCSI / 3.1 Processor / 6 MUX Chip / R4000 processor / MUX chip / /
SocialTag |
MUX Chip Specification 1. Introduction This document specifies the architecture of the MUX gate array for the Fast Forward project. This array connects the R4000 processor to the the memory system and the GIO64 Bus. Each