<--- Back to Details
First PageDocument Content
Electronics / Electronic engineering / Clock signal / DDR SDRAM / Synchronous dynamic random-access memory / Burst mode / Double data rate / Dynamic random-access memory / Source-synchronous / Computer memory / Computer hardware / SDRAM
Date: 2013-08-12 05:01:51
Electronics
Electronic engineering
Clock signal
DDR SDRAM
Synchronous dynamic random-access memory
Burst mode
Double data rate
Dynamic random-access memory
Source-synchronous
Computer memory
Computer hardware
SDRAM

ES_LPC3240 Errata sheet LPC3240 Rev. 9 — 1 June 2011 Errata sheet

Add to Reading List

Source URL: www.nxp.com

Download Document from Source Website

File Size: 121,11 KB

Share Document on Facebook

Similar Documents

Statistics / Mathematical analysis / Probability / Probability distributions / Infinitely divisible probability distributions / Poisson processes / Clock signal / Clock skew / Weibull distribution / Exponential distribution / Network Time Protocol / Gamma distribution

Ghostscript wrapper for Y:ldn.pdf

DocID: 1rueg - View Document

Digital electronics / Electronic engineering / Electronics / Engineering / Computer memory / Digital systems / Flip-flop / Sequential logic / Logic gate / State / Finite-state machine / Digital signal

cs281: Introduction to Computer Systems Prelab for Lab06 – Introduction to Sequential Circuits Overview In this lab, we will learn about designing circuits that utilize memory (and a clock) in order to achieve some

DocID: 1rqsB - View Document

Concurrent computing / Electrical engineering / Graph theory / Routing algorithms / Synchronization / Clock signal / Clock skew / Combinatorial optimization / Search algorithms / Clock synchronization / A* search algorithm / Distributed computing

Oblivious Gradient Clock Synchronization Thomas Locher and Roger Wattenhofer Computer Engineering and Networks Laboratory (TIK), ETH Zurich, 8092 Zurich, Switzerland {lochert, wattenhofer}@tik.ee.ethz.ch

DocID: 1rh2g - View Document

Electronic engineering / Electrical engineering / Engineering / Digital electronics / Clock signal / Computer memory / Digital systems / Electrical circuits / Flip-flop / Synchronous circuit / State / Adder

CS61c: State Elements: Circuits That Remember J. Wawrzynek October 12, 2007 Reading: P&H, Appendix B

DocID: 1reWK - View Document

Digital audio / Audio electronics / Sound / Engineering / TASCAM Digital Interface / Word clock / Soundscape R.Ed / Audio signal / AES3 / MADI / Soundscape Digital Technology / ADAT

Apogee I/OChannel Analog, TDIF, AES/EBU, ADAT Quick facts… Connects to a Soundscape 32, Soundscape 16, Mixtreme 192 or iBox (Mixpander Power

DocID: 1rdb1 - View Document