Back to Results
First PageMeta Content
Digital media / Dynamic random-access memory / Fully Buffered DIMM / Memory controller / Registered memory / CPU cache / CAS latency / Random-access memory / DIMM / Computer memory / Computer hardware / Computing


Document Date: 2011-02-20 01:46:25

Open Document

File Size: 4,43 MB

Share Result on Facebook

Currency

AMD / /

Facility

College Park / University of Maryland / /

IndustryTerm

web-ready reports / process technology / energy use / command ordering algorithms / energy / /

OperatingSystem

L3 / /

Organization

Graduate School / Row Refresh Command / Row Access Command / Memory System Organization / Precharge Command / Department of Electrical / Device Organization / Column Write Command / University of Maryland / College Park / Contents Chapter / Simulator Data Movement / Advisory Committee / Typical Memory System Organization / Column Read Command / /

Person

Donald Yeung Professor Gang Qu / Joseph G. Gross / Bruce L. Jacob / /

Position

Professor / Assistant Professor / Chair / memory controller / controller / /

ProvinceOrState

Maryland / /

Technology

3.6 SPD chip / Alpha / 4 DRAM Protocol / 6.8 Command Ordering Algorithm / 6.7 Command Ordering Algorithm / command ordering algorithms / 97 6.6 Command Ordering Algorithms / 6.5 Command Ordering Algorithm / 21264 processor / random access / simulation / process technology / integrated circuits / 141 7.3 Command Ordering Algorithm / 6.6 Command Ordering Algorithm / scheduling algorithms / /

SocialTag