<--- Back to Details
First PageDocument Content
C2 / Law / Freedom of information legislation / India / Right to Information Act
Date: 2014-04-23 23:47:00
C2
Law
Freedom of information legislation
India
Right to Information Act

6¬e‘l ?Lh¾ BNQVġ¾BNQļsªlis£eij`b®e\h ¯e‘l Section OfficerF,

Add to Reading List

Source URL: stg1.kar.nic.in

Download Document from Source Website

File Size: 3,32 MB

Share Document on Facebook

Similar Documents

Conflict-Directed Graph Coverage Daniel Schwartz-Narbonne1 , Martin Sch¨af2 , Dejan Jovanovi´c2 , Philipp R¨ ummer3 , and Thomas Wies1 1

DocID: 1xVY3 - View Document

Theoretical computer science / Logic in computer science / Temporal logic / Constraint programming / Electronic design automation / Satisfiability modulo theories / Alt-Ergo / Computation tree logic / Model theory

Cubicle: A Parallel SMT-based Model Checker for Parameterized Systems Tool Paper Sylvain Conchon1 , Amit Goel2 , Sava Krsti´c2 Alain Mebsout1 , and Fatiha Za¨ıdi1 1

DocID: 1xVVP - View Document

Theoretical computer science / Mathematics / Computational complexity theory / Logic in computer science / Automated theorem proving / NP-complete problems / Electronic design automation / Formal methods / Conflict-driven clause learning / Boolean satisfiability problem / Clause / Unit propagation

A Model-Constructing Satisfiability Calculus Leonardo de Moura1 and Dejan Jovanovi´c2 1 2 Microsoft Research

DocID: 1xVCc - View Document

Mathematics / Theoretical computer science / Mathematical logic / Lemmas / Model theory / Interpolation / Logic in computer science / Craig interpolation / Satisfiability modulo theories / Farkas' lemma / Quantifier elimination / First-order logic

Selfless Interpolation for Infinite-State Model Checking? Tanja Schindler1 and Dejan Jovanovi´c2 1 University of Freiburg

DocID: 1xVsB - View Document

Theoretical computer science / Logic in computer science / Temporal logic / Constraint programming / Electronic design automation / Satisfiability modulo theories / Alt-Ergo / Computation tree logic / Model theory

Cubicle: A Parallel SMT-based Model Checker for Parameterized Systems Tool Paper Sylvain Conchon1 , Amit Goel2 , Sava Krsti´c2 Alain Mebsout1 , and Fatiha Za¨ıdi1 1

DocID: 1xUw1 - View Document