CHAPTER 38 Parallel LDPC Decoding

First Page		Document Content
Date: 2011-03-12 03:41:16 Computing Error detection and correction Concurrent computing Computer architecture Parallel computing Graphics hardware GPGPU Video cards Low-density parity-check code Forward error correction Turbo code General-purpose computing on graphics processing units		CHAPTER 38 Parallel LDPC Decoding Add to Reading List Source URL: www.inesc-id.pt Download Document from Source Website File Size: 221,55 KB Share Document on Facebook

	INTERSECTED LOW-DENSITY PARITY-CHECK AND CONVOLUTIONAL CODES Edward A. Ratzer Cavendish Laboratory, University of Cambridge, Cambridge Key words to describe this work: Low-density parity-check (LDPC) codes, convolutional DocID: 1riYP - View Document
	Low-density parity-check codes on Markov channels Edward A. Ratzer Cavendish Laboratory, Madingley Road, Cambridge CB3 0HE Phone: +Email: DocID: 1rfPO - View Document
	ISIT 2003, Yokohama, Japan, June 29 – July 4, 2003 Sparse Data Blocks and Multi-User Channels Edward A. Ratzer Cavendish Laboratory, University of Cambridge Madingley Road, Cambridge CB3 0HE, UK DocID: 1r9m5 - View Document
	CHAPTER 38 Parallel LDPC Decoding DocID: 1r3PS - View Document
	Turning error-reducing quantum turbo codes into error-correcting codes Mamdouh Abbara (MEc), Iryna Andriyanova (ENSEA), Jean-Pierre Tillich (INRIA) QEC14 December the 17th, 2014 DocID: 1qj69 - View Document