<--- Back to Details
First PageDocument Content
Global Descriptor Table / Local Descriptor Table / Protected mode / X86 memory segmentation / Task state segment / Call gate / Memory protection / Segment descriptor / Context switch / Computer architecture / X86 architecture / Memory management
Global Descriptor Table
Local Descriptor Table
Protected mode
X86 memory segmentation
Task state segment
Call gate
Memory protection
Segment descriptor
Context switch
Computer architecture
X86 architecture
Memory management

GDT and LDT in Windows kernel vulnerability exploitation Matthew “j00ru” Jurczyk and Gynvael Coldwind, Hispasec Abstract

Add to Reading List

Source URL: vexillium.org

Download Document from Source Website

File Size: 681,68 KB

Share Document on Facebook

Similar Documents

x86-64 Machine-Level Programming∗ Randal E. Bryant David R. O’Hallaron September 9, 2005  Intel’s IA32 instruction set architecture (ISA), colloquially known as “x86”, is the dominant instruction

x86-64 Machine-Level Programming∗ Randal E. Bryant David R. O’Hallaron September 9, 2005 Intel’s IA32 instruction set architecture (ISA), colloquially known as “x86”, is the dominant instruction

DocID: 1toW9 - View Document

x86-64 Machine-Level Programming∗ Randal E. Bryant David R. O’Hallaron September 9, 2005  Intel’s IA32 instruction set architecture (ISA), colloquially known as “x86”, is the dominant instruction

x86-64 Machine-Level Programming∗ Randal E. Bryant David R. O’Hallaron September 9, 2005 Intel’s IA32 instruction set architecture (ISA), colloquially known as “x86”, is the dominant instruction

DocID: 1rBoh - View Document

System V Application Binary Interface x86-64TM Architecture Processor Supplement Draft Version 0.21 Edited by Jan Hubicka , Andreas Jaeger2 , Mark Mitchell3 1

System V Application Binary Interface x86-64TM Architecture Processor Supplement Draft Version 0.21 Edited by Jan Hubicka , Andreas Jaeger2 , Mark Mitchell3 1

DocID: 1ryr4 - View Document

CS:APP2e Web Aside ASM:X87: X87-Based Support for Floating Point∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

CS:APP2e Web Aside ASM:X87: X87-Based Support for Floating Point∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

DocID: 1ru2k - View Document

CS:APP Web Aside DATA:IA32-FP: Intel IA32 Floating-Point Arithmetic∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

CS:APP Web Aside DATA:IA32-FP: Intel IA32 Floating-Point Arithmetic∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

DocID: 1rpCG - View Document