<--- Back to Details
First PageDocument Content
Computing / Internet architecture / Network architecture / Information and communications technology / Routing / Computer networking / Internet Standards / Route reflector / Border Gateway Protocol / BGP confederation / Router / Control plane
Date: 2016-11-17 12:53:02
Computing
Internet architecture
Network architecture
Information and communications technology
Routing
Computer networking
Internet Standards
Route reflector
Border Gateway Protocol
BGP confederation
Router
Control plane

iBGP Deceptions: More Sessions, Fewer Routes Stefano Vissicchio†§ Luca Cittadini† Laurent Vanbever‡ Olivier Bonaventure‡ † Roma Tre University § GARR Consortium ‡ Universit´e catholique de Louvain † {vis

Add to Reading List

Source URL: www0.cs.ucl.ac.uk

Download Document from Source Website

File Size: 153,74 KB

Share Document on Facebook

Similar Documents

1  Computing Minimal Update Sequences for Graceful Router-wide Reconfigurations Francois Clad1 , Stefano Vissicchio2 , Pascal Mérindol1 , Pierre Francois3 and Jean-Jacques Pansiot1 1

1 Computing Minimal Update Sequences for Graceful Router-wide Reconfigurations Francois Clad1 , Stefano Vissicchio2 , Pascal Mérindol1 , Pierre Francois3 and Jean-Jacques Pansiot1 1

DocID: 1xVAh - View Document

1  Computing Minimal Update Sequences for Graceful Router-wide Reconfigurations Francois Clad1 , Stefano Vissicchio2 , Pascal Mérindol1 , Pierre Francois3 and Jean-Jacques Pansiot1 1

1 Computing Minimal Update Sequences for Graceful Router-wide Reconfigurations Francois Clad1 , Stefano Vissicchio2 , Pascal Mérindol1 , Pierre Francois3 and Jean-Jacques Pansiot1 1

DocID: 1xUCT - View Document

Leveraging Router Programmability for Traffic Matrix Computation ⇤  Giacomo Balestra‡

Leveraging Router Programmability for Traffic Matrix Computation ⇤ Giacomo Balestra‡

DocID: 1xUmh - View Document

PDF Document

DocID: 1wULk - View Document

PDF Document

DocID: 1wgdG - View Document