Success Story Synopsys and STMicroelectronics Rapid Delivery of Demodulator IP for Analog TV Standards using Synphony Model Compiler High-Level Synthesis Solution

First Page		Document Content
Application-specific integrated circuit Synopsys Field-programmable gate array Timing closure FPGA prototype Logic synthesis Catapult C Electronic engineering Electronic design automation High-level synthesis		Success Story Synopsys and STMicroelectronics Rapid Delivery of Demodulator IP for Analog TV Standards using Synphony Model Compiler High-Level Synthesis Solution Add to Reading List Source URL: www.synopsys.com Download Document from Source Website File Size: 252,48 KB Share Document on Facebook

	Dissertation Reactive Synthesis: branching logic & parameteri zed systems Ayrat Khalimov Advisor: Roderick Bloem DocID: 1xVvj - View Document
	Synthesis of Logic Interpretations Jian Xiang, John Knight, Kevin Sullivan Department of Computer Science University of Virginia Charlottesville, VA USA {Jian,Knight,Sullivan}@cs.virginia.edu DocID: 1vpwF - View Document
	Reactive Synthesis from Signal Temporal Logic Specifications Vasumathi Raman Alexandre Donzé DocID: 1uiFq - View Document
	Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks W. B. Toms, D. A. Edwards School of Computer Science, University of Manchester {tomsw,doug}@cs.man.ac.uk DocID: 1u5OA - View Document
	Switching Logic Synthesis for Reachability∗ Ankur Taly Ashish Tiwari Computer Science Dept., Stanford University DocID: 1t1e9 - View Document