![Altos Design Automation / Mentor Graphics / Synopsys / Static timing analysis / Verilog / Electronic circuit simulation / SPICE / Electric / Cadence Design Systems / Electronic engineering / Electronic design automation / Software Altos Design Automation / Mentor Graphics / Synopsys / Static timing analysis / Verilog / Electronic circuit simulation / SPICE / Electric / Cadence Design Systems / Electronic engineering / Electronic design automation / Software](https://www.pdfsearch.io/img/61ec79630a03e5e51b9373c332377ad4.jpg)
| Document Date: 2009-07-14 19:09:50 Open Document File Size: 274,17 KBShare Result on Facebook
City San Jose / / Company Mentor Graphics Inc. / Extreme DA Inc. / Synopsys Inc. / Incentia Inc. / Cadence Design Systems Inc. / / / Facility Library Validation / library Verilog / / / IndustryTerm electrical analysis tools / large computer network / appropriate analysis tool / generation tools / downstream tools / Statistical timing analysis tools / software version incompatibilities / characterization systems / manufacturing / supports multiple analysis tools / characterization tool / / OperatingSystem CentOS / Solaris / Linux / / / Product TimeCraft / / ProgrammingLanguage HTML / Verilog / / ProvinceOrState California / / Technology Verilog / simulation / HTML / Linux / / URL www.altos-da.com / /
SocialTag |