View Document Preview and Link Document Date: 2013-03-11 16:16:44 Open Document File Size: 165,54 KB Share Result on Facebook
Company Xilinx Inc. / CHREC XML / Altera / RTL / / / Facility University of New South Wales / Port Information / / IndustryTerm structural design tool / appropriate tools / low level tools / simulation tools / level tools / level tool / demonstration tool / reconfigurable computing / incompatible protocols / level synthesis tools / external tools / reconfigurable computing environment / application-specific computing / downstream implementation tools / fine-grain custom interface protocols / appropriate core-specific tools / level synthesis tool / languages/tools / reconfigurable systems / / Organization Brigham Young University / National Science Foundation / School of Computer Science and Engineering / NSF Center for High-Performance Reconfigurable Computing / University of New South Wales / International Semiconductor Industry Association / / Person Michael Wirthlin / Nathaniel Rollins / Adam Arnesen / / Position designer / / ProgrammingLanguage XML / Verilog / RC / XML SCHEMA / / ProvinceOrState New South Wales / / Region South Wales / / Technology FPGA / XML / Verilog / finite state machine / System-on-Chip / simulation / interface protocols / VHDL / GUI / / URL http / SocialTag 
A MULTI-LAYERED XML SCHEMA AND DESIGN TOOL FOR REUSING AND INTEGRATING FPGA IP Adam Arnesen, Nathaniel Rollins, and Michael Wirthlin NSF Center for High-Performance Reconfigurable Computing (CHREC) Dept. of Electrical an