SHA-3 on ARM11 processors Peter Schwabe1 , Bo-Yin Yang1 , and Shang-Yi Yang2 1 ?

First Page		Document Content
Date: 2013-02-27 00:13:54 Computer architecture Cryptography Computing NIST hash function competition Instruction set architectures Cryptographic hash functions Assembly languages Grstl ARM architecture SHA-2 64-bit computing Addressing mode		SHA-3 on ARM11 processors Peter Schwabe1 , Bo-Yin Yang1 , and Shang-Yi Yang2 1 ? Add to Reading List Source URL: precision.moscito.org Download Document from Source Website File Size: 327,55 KB Share Document on Facebook

	IEEE COMPUTER ARCHITECTURE LETTERS, VOL. 11, NO. 2, JULY-DECEMBERIncluding Variability in Large-Scale Cluster Power Models DocID: 1xUHZ - View Document
	Calibrating the Classifier: Siamese Neural Network Architecture for End-to-End Arousal Recognition from ECG Andrea Patan`e and Marta Kwiatkowska Department of Computer Science, University of Oxford DocID: 1xTaw - View Document
	CALL FOR WORKSHOPS AND TUTORIAL PROPOSALS HPCA 2018 24th IEEE International Symposium on HighPerformance Computer Architecture GENERAL CHAIR Michael Gschwind, IBM TJ Watson DocID: 1vpZy - View Document
	Call for Papers 2014 Annual Conference of Advanced Computer Architecture (Shenyang, China) (http://aca2014.tcarch.org) In order to promote the development of information technology and strengthen academic exchanges, the DocID: 1vpbt - View Document
	Siamese Network： Architecture and Applications in Computer Vision Tech Report Dec 30, 2014 Hengliang Luo DocID: 1vp5V - View Document