<--- Back to Details
First PageDocument Content
Conventional PCI / Synchronous dynamic random-access memory / Dynamic random-access memory / Bus / Industry Standard Architecture / Joint Test Action Group / Low Pin Count / General Purpose Input/Output / DDR SDRAM / Computer hardware / Computer buses / Computing
Date: 2007-07-05 11:19:59
Conventional PCI
Synchronous dynamic random-access memory
Dynamic random-access memory
Bus
Industry Standard Architecture
Joint Test Action Group
Low Pin Count
General Purpose Input/Output
DDR SDRAM
Computer hardware
Computer buses
Computing

Document is deleted from original location.
Use the Download Button below to download from the Web Archive.

Download Document from Web Archive

File Size: 1,19 MB