Back to Results
First PageMeta Content
Computer buses / Fabless semiconductor companies / Altera / Field-programmable gate array / Joint Test Action Group / Arria / General Purpose Input/Output / Serial Peripheral Interface Bus / Secure Digital / Electronic engineering / Electronics / Computer hardware


Document Date: 2013-12-25 21:08:04

Open Document

File Size: 516,45 KB

Share Result on Facebook

City

San Jose / /

Company

Arria V Device Overview Send Feedback Altera Corporation / TSMC / HPS SDRAM / Altera Corporation / /

IndustryTerm

clock network / signal processing applications / signal processing precision / changes to any products / power-sensitive wireless infrastructure equipment / nm process technology / signal-processing applications / high-definition video processing / intensive digital signal processing / process technology / composite flip chip / peripheral clock networks / generation device / passive optical network / packet processing applications / semiconductor products / system-onprocessor a-chip / digital signal processing / /

NaturalFeature

Gbps channel / /

Organization

U.S. Patent and Trademark Office / /

Person

Code Resource / Code Transceiver / /

/

Position

hard PCIe controller / NAND flash controller / hard memory controller / flash controller / improved efficiency Memory controller / controller / FPGA configuration manager / controller / /

Product

Arria V / Lowest / /

ProgrammingLanguage

C / K / /

ProvinceOrState

California / /

Technology

semiconductor / composite flip chip / FPGA / RAM / 28-nm process technology / AV / JTAG / encryption / Ethernet / system-onprocessor a-chip / 28 nm process technology / Gigabit / Cortex™-A9 MPCore processor / DSP / flash / UART / /

URL

www.altera.com/common/legal.html / www.altera.com / /

SocialTag