<--- Back to Details
First PageDocument Content
Computer memory / Parallel computing / CPU cache / Cache / Central processing unit / Multi-core processor / False sharing / MESI protocol / Snoopy Cache / Computing / Cache coherency / Computer hardware
Date: 2014-03-23 13:26:52
Computer memory
Parallel computing
CPU cache
Cache
Central processing unit
Multi-core processor
False sharing
MESI protocol
Snoopy Cache
Computing
Cache coherency
Computer hardware

EN164: Design of Computing Systems Lecture 34: Misc – Multi-cores and Multi-processors Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Download Document from Source Website

File Size: 2,76 MB

Share Document on Facebook

Similar Documents

spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <>  DPHPC Recitation Session 3

spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 3

DocID: 1rgnX - View Document

L8: Memory Models CSE 452 Winter 2016 “There are only two hard things in computer science: cache invalidation and naming things.”
 - Phil Karlton

L8: Memory Models CSE 452 Winter 2016 “There are only two hard things in computer science: cache invalidation and naming things.”
 - Phil Karlton

DocID: 1rc3g - View Document

An Equal Opportunity / Affirmative Action Agency Permit Application Office of Parks, Recreation and Historic Preservation

An Equal Opportunity / Affirmative Action Agency Permit Application Office of Parks, Recreation and Historic Preservation

DocID: 1raJ0 - View Document

spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <>  DPHPC Recitation Session 4

spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 4

DocID: 1r92A - View Document

Design of Parallel and High Performance Computing HS 2014 Torsten Hoefler, Markus P¨ uschel Department of Computer Science ETH Zurich

Design of Parallel and High Performance Computing HS 2014 Torsten Hoefler, Markus P¨ uschel Department of Computer Science ETH Zurich

DocID: 1r67n - View Document