Back to Results
First PageMeta Content
Computer memory / Computer networks / Supercomputers / Computer networking / Remote direct memory access / Direct memory access / Packet Processing / InfiniBand / PCI Express / Computing / Computer hardware / Computer buses


Prototyping Efficient Interprocessor Communication Mechanisms Vassilis Papaefstathiou, Dionisios Pnevmatikatos, Manolis Marazakis, Giorgos Kalokairinos, Aggelos Ioannou, Michael Papamichael, Stamatis Kavadias, Giorgos Mi
Add to Reading List

Document Date: 2013-12-23 07:16:58


Open Document

File Size: 126,49 KB

Share Result on Facebook

City

Heraklion / New York / Paris / Seoul / /

Company

Scalable Systems Group / Embedded Comp / ACM Press / Xilinx Inc. / The NI / DRAM (Off- chip VOQs) DRAM / /

Country

France / United States / Australia / Korea / Greece / /

Currency

pence / AMD / /

/

Facility

CARV laboratory / Manolis Katevenis Institute of Computer Science / Institute of Computer Science / PCI-X bridge / /

IndustryTerm

software-hardware interactions / zero-copy protocols / host processor / complicated software implementation / software abstractions / system area networks / back-end tools / rendezvous protocol / host software loads / system software / software delays / interconnection network / multipath solution / parallel applications / multi-node parallel systems / energy consumption / systems software / packet processing / intermediate network / recent technology advances / cluster multiprocessor systems / protocol software / even share processor / then software / storage area networks / software interface / high speed communications / /

OperatingSystem

Linux / /

Organization

Infiniband Trade Association / HiPEAC Vasilika Vouton / Institute of Computer Science / ASIC / International Criminal Court / Manolis Katevenis Institute of Computer Science / /

Person

Christos Sotiriou / Ken Christensen / Packet Packet / K. Xinidis / V / Angelos Bilas / John D. Kubiatowicz / M. Shreedhar / Shamik D. Sharma / Aju Jacob / Spyros Lyberis / Lok T. Liu / Frederic T. Chong / George Varghese / Kenji Yoshigoe / Michael Papamichael / /

Position

Processor Manager DRAM/XBAR Scheduler / head / output scheduler / credit scheduler / Controller / /

ProvinceOrState

Queensland / New York / /

PublishedMedium

IEEE Communications Magazine / /

Technology

FPGA / Credit Update Protocol / full-duplex / Linux / ATM / SRAM / shared memory / zero-copy protocols / host processor / ASIC / load balancing / flow control / rendezvous protocol / PCI-X / network interface card / even share processor / Gigabit / simulation / Gigabit Ethernet / /

URL

http /

SocialTag